Field Programmable Gate Array Reliability Analysis Using the Dynamic Flowgraph Methodology
نویسندگان
چکیده
منابع مشابه
Field Programmable Gate Array Implem Ri
We present an 8-bit field programmable gate arr (FPGA) implementation of 128-bit block and 128-bit k Advanced Encryption Standard (AES) Rijndael. The 8Rijndael encryption data path operates at 13.7MHz a consumes 226 clock cycles resulting in a throughput of 7.8 bits per second. The Rijndael decryption data path operates 8.8MHz and consumes 226 clock cycles resulting in throughput of 5 M bits pe...
متن کاملAnalysis of Mojette Transform Implementation on Field Programmable Gate Array
In the last ten years there were intensive researches to find new methods for image processing. One of these methods is the Mojette transform (MOT). This transform is an exact discrete Radon transform defined for a set of specific projections. The MOT is used mainly in image processing applications. There were several implementation using personal computers [8] and [9]. There are some applicati...
متن کاملHardware Realization of Matrix Multiplication using Field Programmable Gate Array
Matrix multiplication is a computationally-intensive and fundamental matrix operation in many algorithms used in scientific computations. It serves as the basic building block for signal, image processing, graphics and robotic applications. To improve the performance of these applications, a high performance matrix multiplier is required. Traditionally, matrix multiplication operation is either...
متن کاملDivision Algorithm Design Using Field Programmable Gate Array
This project is to design eight bit division algorithm program by using Xilinx ISE 10.1 software for simulation algorithm circuit partitioning through hardware Field Programmable Gate Array (FPGA). The algorithms are divide 8-bit dividend by 8-bit divisor for input and get the result 16-bit for the output. Circuit partitioning algorithms eight bits used to implement the distribution process for...
متن کاملField Programmable Gate Array–based Implementation of an Improved Algorithm for Objects Distance Measurement (TECHNICAL NOTE)
In this work, the design of a low-cost, field programmable gate array (FPGA)-based digital hardware platform that implements image processing algorithms for real-time distance measurement is presented. Using embedded development kit (EDK) tools from Xilinx, the system is developed on a spartan3 / xc3s400, one of the common and low cost field programmable gate arrays from the Xilinx Spartan fami...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Nuclear Engineering and Technology
سال: 2016
ISSN: 1738-5733
DOI: 10.1016/j.net.2016.03.004